Re: Mk14 vdu
Thanks, SH, I will have a look at that circuit.
I think it was inevitable that the SC/MP would be locked out for most of the while. I expect the worst case latency for bus acquisition corresponds to the longest instruction (ILD/DLD at 22 microsec). That's a third of a scan line, so the hardware didn't dare relinquish during rendering.
|